blob: 46ff729282dbdf4b6d62844066bfa44d36b0ffc9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
* (C) Copyright 2022 - Analog Devices, Inc.
*
* Written and/or maintained by Timesys Corporation
*
* Contact: Nathan Barrett-Morrison <nathan.morrison@timesys.com>
* Contact: Greg Malysa <greg.malysa@timesys.com>
*/
#ifndef DMCINIT_H_
#define DMCINIT_H_
#include <config.h>
#ifdef MEM_MT41K512M16HA
#include "mem/mt41k512m16ha.h"
#elif defined(MEM_MT41K128M16JT)
#include "mem/mt41k128m16jt.h"
#elif defined(MEM_MT47H128M16RT)
#include "mem/mt47h128m16rt.h"
#elif defined(MEM_IS43TR16512BL)
#include "mem/is43tr16512bl.h"
#else
#error "No DDR part name is defined for this board."
#endif
void DMC_Config(void);
void adi_dmc_reset_lanes(bool reset);
#endif
|
