1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2022 NXP
* Copyright 2023 Variscite Ltd.
*/
#include <env.h>
#include <init.h>
#include <miiphy.h>
#include <netdev.h>
#include <asm/global_data.h>
#include <asm/arch-imx9/ccm_regs.h>
#include <asm/arch/sys_proto.h>
#include <asm/arch-imx9/imx93_pins.h>
#include <asm/arch/clock.h>
#include <power/pmic.h>
#include <dm/device.h>
#include <dm/uclass.h>
#include "../common/imx9_eeprom.h"
#include "../common/eth.h"
DECLARE_GLOBAL_DATA_PTR;
#define CARRIER_EEPROM_ADDR 0x54
#define UART_PAD_CTRL (PAD_CTL_DSE(6) | PAD_CTL_FSEL2)
#define WDOG_PAD_CTRL (PAD_CTL_DSE(6) | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
static const iomux_v3_cfg_t uart_pads[] = {
MX93_PAD_UART1_RXD__LPUART1_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
MX93_PAD_UART1_TXD__LPUART1_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
};
int board_early_init_f(void)
{
imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
init_uart_clk(LPUART1_CLK_ROOT);
return 0;
}
int board_phys_sdram_size(phys_size_t *size)
{
struct var_eeprom *ep = VAR_EEPROM_DATA;
var_eeprom_get_dram_size(ep, size);
return 0;
}
int board_phy_config(struct phy_device *phydev)
{
if (phydev->drv->config)
phydev->drv->config(phydev);
return 0;
}
static int setup_eqos(void)
{
struct blk_ctrl_wakeupmix_regs *bctrl =
(struct blk_ctrl_wakeupmix_regs *)BLK_CTRL_WAKEUPMIX_BASE_ADDR;
/* set INTF as RGMII, enable RGMII TXC clock */
clrsetbits_le32(&bctrl->eqos_gpr,
BCTRL_GPR_ENET_QOS_INTF_MODE_MASK,
BCTRL_GPR_ENET_QOS_INTF_SEL_RGMII | BCTRL_GPR_ENET_QOS_CLK_GEN_EN);
return set_clk_eqos(ENET_125MHZ);
}
int board_init(void)
{
set_clk_enet(ENET_125MHZ);
if (CONFIG_IS_ENABLED(DWC_ETH_QOS))
setup_eqos();
return 0;
}
#define SDRAM_SIZE_STR_LEN 5
int board_late_init(void)
{
int ret;
struct var_eeprom *ep = VAR_EEPROM_DATA;
char sdram_size_str[SDRAM_SIZE_STR_LEN];
struct var_carrier_eeprom carrier_eeprom;
char carrier_rev[CARRIER_REV_LEN] = {0};
char som_rev[CARRIER_REV_LEN] = {0};
var_setup_mac(ep);
var_eeprom_print_prod_info(ep);
/* SDRAM ENV */
snprintf(sdram_size_str, SDRAM_SIZE_STR_LEN, "%d",
(int)(gd->ram_size / 1024 / 1024));
env_set("sdram_size", sdram_size_str);
/* Carrier Board ENV */
ret = var_carrier_eeprom_read(VAR_CARRIER_EEPROM_I2C_NAME,
CARRIER_EEPROM_ADDR, &carrier_eeprom);
if (!ret) {
var_carrier_eeprom_get_revision(&carrier_eeprom, carrier_rev,
sizeof(carrier_rev));
env_set("carrier_rev", carrier_rev);
}
/* SoM Rev ENV */
snprintf(som_rev, CARRIER_REV_LEN, "som_rev1%d", ep->somrev);
env_set("som_rev", som_rev);
if (IS_ENABLED(CONFIG_ENV_IS_IN_MMC))
board_late_mmc_env_init();
env_set("sec_boot", "no");
if (IS_ENABLED(CONFIG_AHAB_BOOT))
env_set("sec_boot", "yes");
if (IS_ENABLED(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG))
env_set("board_name", "VAR-SOM-MX93");
return 0;
}
|
