blob: 5a66032ef8f794bf554f08573d322f649f0af85f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2024 Rockchip Electronics Co., Ltd.
*/
#include <dm.h>
#include <ram.h>
#include <asm/arch-rockchip/sdram.h>
#define PMU1GRF_BASE 0x26026000
#define OS_REG2_REG 0x208
static int rk3576_dmc_get_info(struct udevice *dev, struct ram_info *info)
{
info->base = CFG_SYS_SDRAM_BASE;
info->size = rockchip_sdram_size(PMU1GRF_BASE + OS_REG2_REG);
return 0;
}
static struct ram_ops rk3576_dmc_ops = {
.get_info = rk3576_dmc_get_info,
};
static const struct udevice_id rk3576_dmc_ids[] = {
{ .compatible = "rockchip,rk3576-dmc" },
{ }
};
U_BOOT_DRIVER(rockchip_rk3576_dmc) = {
.name = "rockchip_rk3576_dmc",
.id = UCLASS_RAM,
.of_match = rk3576_dmc_ids,
.ops = &rk3576_dmc_ops,
};
|
