blob: 4ff56eb8adf95744745dfdcd6904324a8f1eb0e2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright 2025-2026 NXP
*/
#ifndef __IMX952_EVK_H
#define __IMX952_EVK_H
#include <linux/sizes.h>
#include <linux/stringify.h>
#include <asm/arch/imx-regs.h>
#define CFG_SYS_INIT_RAM_ADDR 0x90000000
#define CFG_SYS_INIT_RAM_SIZE 0x200000
#define CFG_SYS_SDRAM_BASE 0x90000000
#define PHYS_SDRAM 0x90000000
#define PHYS_SDRAM_SIZE 0x70000000 /* 2GB - 256MB DDR */
#define PHYS_SDRAM_2_SIZE 0x380000000 /* 14GB */
#define CFG_SYS_SECURE_SDRAM_BASE 0x8A000000 /* Secure DDR region for A55, SPL could use first 2MB */
#define CFG_SYS_SECURE_SDRAM_SIZE 0x06000000
#endif
|
