blob: 74db58b27ef875aa2cfe99bd28ed959116b46536 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (C) 2022 Spacemit Inc.
* Copyright (C) 2025 Huan Zhou <pericycle.cc@gmail.com>
*/
#ifndef __DT_BINDINGS_RESET_SAPCEMIT_K1_H__
#define __DT_BINDINGS_RESET_SAPCEMIT_K1_H__
/* APBC */
#define RESET_UART1 1
#define RESET_UART2 2
#define RESET_GPIO 3
#define RESET_PWM0 4
#define RESET_PWM1 5
#define RESET_PWM2 6
#define RESET_PWM3 7
#define RESET_PWM4 8
#define RESET_PWM5 9
#define RESET_PWM6 10
#define RESET_PWM7 11
#define RESET_PWM8 12
#define RESET_PWM9 13
#define RESET_PWM10 14
#define RESET_PWM11 15
#define RESET_PWM12 16
#define RESET_PWM13 17
#define RESET_PWM14 18
#define RESET_PWM15 19
#define RESET_PWM16 20
#define RESET_PWM17 21
#define RESET_PWM18 22
#define RESET_PWM19 23
#define RESET_SSP3 24
#define RESET_UART3 25
#define RESET_RTC 26
#define RESET_TWSI0 27
#define RESET_TIMERS1 28
#define RESET_AIB 29
#define RESET_TIMERS2 30
#define RESET_ONEWIRE 31
#define RESET_SSPA0 32
#define RESET_SSPA1 33
#define RESET_DRO 34
#define RESET_IR 35
#define RESET_TWSI1 36
#define RESET_TSEN 37
#define RESET_TWSI2 38
#define RESET_TWSI4 39
#define RESET_TWSI5 40
#define RESET_TWSI6 41
#define RESET_TWSI7 42
#define RESET_TWSI8 43
#define RESET_IPC_AP2AUD 44
#define RESET_UART4 45
#define RESET_UART5 46
#define RESET_UART6 47
#define RESET_UART7 48
#define RESET_UART8 49
#define RESET_UART9 50
#define RESET_CAN0 51
/* MPMU */
#define RESET_WDT 52
/* APMU */
#define RESET_JPG 53
#define RESET_CSI 54
#define RESET_CCIC2_PHY 55
#define RESET_CCIC3_PHY 56
#define RESET_ISP 57
#define RESET_ISP_AHB 58
#define RESET_ISP_CI 59
#define RESET_ISP_CPP 60
#define RESET_LCD 61
#define RESET_DSI_ESC 62
#define RESET_V2D 63
#define RESET_MIPI 64
#define RESET_LCD_SPI 65
#define RESET_LCD_SPI_BUS 66
#define RESET_LCD_SPI_HBUS 67
#define RESET_LCD_MCLK 68
#define RESET_CCIC_4X 69
#define RESET_CCIC1_PHY 70
#define RESET_SDH_AXI 71
#define RESET_SDH0 72
#define RESET_SDH1 73
#define RESET_USB_AXI 74
#define RESET_USBP1_AXI 75
#define RESET_USB3_0 76
#define RESET_QSPI 77
#define RESET_QSPI_BUS 78
#define RESET_DMA 79
#define RESET_AES 80
#define RESET_VPU 81
#define RESET_GPU 82
#define RESET_SDH2 83
#define RESET_MC 84
#define RESET_EM_AXI 85
#define RESET_EM 86
#define RESET_AUDIO_SYS 87
#define RESET_HDMI 88
#define RESET_PCIE0 89
#define RESET_PCIE1 90
#define RESET_PCIE2 91
#define RESET_EMAC0 92
#define RESET_EMAC1 93
/* APBC2 */
#define RESET_SEC_UART1 94
#define RESET_SEC_SSP2 95
#define RESET_SEC_TWSI3 96
#define RESET_SEC_RTC 97
#define RESET_SEC_TIMERS0 98
#define RESET_SEC_KPC 99
#define RESET_SEC_GPIO 100
#define RESET_NUMBER 101
#endif
|
