diff options
| author | Brandon Brnich <b-brnich@ti.com> | 2026-09-21 13:48:49 -0500 |
|---|---|---|
| committer | Nishanth Menon <nm@ti.com> | 2026-09-28 11:56:21 -0500 |
| commit | 0bd8ecba297bd50fe5b154a96f6eaf0233b28dd3 (patch) | |
| tree | c3fff530f9c8f13b40980ba6a92098d21fd052d0 /tools/perf/scripts/python/task-analyzer.py | |
| parent | 86ab93a198114653faf0fef11a88d4a240f5adf4 (diff) | |
arm64: dts: ti: k3-am62a-main: Assign SRAM to VPU node
The Wave5 VPU supports connecting to on-chip SRAM through its secondary
AXI interface. This allows temporal buffers to be stored on a per-stream
basis, reducing DDR memory traffic.
Signed-off-by: Brandon Brnich <b-brnich@ti.com>
Acked-by: Andrew Davis <afd@ti.com>
Link: https://patch.msgid.link/20260921184850.3810018-4-b-brnich@ti.com
Signed-off-by: Nishanth Menon <nm@ti.com>
Diffstat (limited to 'tools/perf/scripts/python/task-analyzer.py')
0 files changed, 0 insertions, 0 deletions